Source-Synchronous Networks-On-Chip: Circuit and Architectural Interconnect Modeling by Rabi N Mahapatra

Page Updated:
Book Views: 25

Author
Rabi N Mahapatra
Publisher
Not Avail
Date of release
Pages
151
ISBN
9781461494058
Binding
Unknown Binding
Illustrations
Format
PDF, EPUB, MOBI, TXT, DOC
Rating
5
30

Book review

This book describes novel methods for network-on-chip (NoC) design, using source-synchronous high-speed resonant clocks. The authors discuss NoCs from the bottom up, providing circuit level details, before providing architectural simulations. As a result, readers will get a complete picture of how a NoC can be designed and optimized. Using the methods described in this book, readers are enabled to design NoCs that are 5X better than existing approaches in terms of latency and throughput and can also sustain a significantly greater amount of traffic.


Advertising

Get eBOOK
Source-Synchronous Networks-On-Chip: Circuit and Architectural Interconnect Modeling

Find and Download Book

Click one of share button to proceed download:
Choose server for download:
Download
Get It!
File size:7 mb
Estimated time:5 min
If not downloading or you getting an error:
  • Try another server.
  • Try to reload page — press F5 on keyboard.
  • Clear browser cache.
  • Clear browser cookies.
  • Try other browser.
  • If you still getting an error — please contact us and we will fix this error ASAP.
Sorry for inconvenience!
For authors or copyright holders
Amazon Affiliate

Go to Removal form

Leave a comment


Readers reviews